COPAL ELECTRONICS

32-Tap Digital Potentiometer (DP)

Description

The DP7114 is a single digital potentiometer (DP) designed as an electronic replacement formechanical potentiometers an dtrim pots. Ideal for automated adjustments on high volume production lines, they are also well suited for applications where equipment requiring periodic adjustment is either difficult to access or located in a hazardous or remote environment.

The DP7114 contains a 32-tap series resistor array connected between two terminals R_H and R_L. An up/down counter and decoder that are controlled by three input pins, determines which tap is connected to the wiper, R_W. The wiper setting, stored in nonvolatile memory, is not lost when the device is powered down and is automatically reinstated when power is returned. The wiper can be adjusted to test new system values without affecting the stored setting. Wiper-control of the DP7114 is accomplished with three input control pins, \overline{CS} , U/\overline{D} , and \overline{INC} . The \overline{INC} input increments the wiper in the direction which is determined by the logic state of the U/\overline{D} input. The \overline{CS} input is used to select the device and also store the wiper position prior to power down.

The digital potentiometer can be used as a three-t erminal resistive divider or as a two-terminal variable resistor. DPs bring variability and programmability to a wide variety of applications including control, parameter adjustments, and signal processing.

Features

- 32–position Linear Taper Potentiometer
- Non-volatile EEPROM Wiper Storage
- Low Standby Current
- Single Supply Operation: 2.5 V 6.0 V
- Increment Up/Down Serial Interface
- Resistance Values: $10 \text{ k}\Omega$, $50 \text{ k}\Omega$ and $100 \text{ k}\Omega$
- Available in SOIC, TSSOP, MSOP and Space Saving 2 x 3 mm TDFN Packages
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant


Applications

- Automated Product Calibration
- Remote Control Adjustments
- Offset, Gain and Zero Control
- Tamper-proof Calibrations
- Contrast, Brightness and Volume Controls
- Motor Controls and Feedback Systems
- Programmable Analog Functions









PIN CONFIGURATIONS




(Top Views)

ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 15 of this data sheet.

© NIDEC COPAL ELECTRONICS CORP June, 2017 Rev. 21

DEVICE MARKING INFORMATION




- R = Resistance:
 - 2 = 10 kΩ 4 = 50 kΩ
 - $5 = 100 \text{ k}\Omega$
- L = Assembly Location
- 4 = Lead Finish NiPdAu
- B = Product Revision
- CAT5114V = Device Code
- I = Temperature Range (Industrial)
- Y = Production Year (Last Digit)
- M = Production Month
- (1–9, A, B, C or O, N, D)
- XXXX = Last Four Digits of Assembly Lot Number



 $\begin{array}{l} ABMS = DP7114ZI-10-GT3\\ ABMT = DP7114ZI-50-GT3\\ ABTH = DP7114ZI-00-GT3\\ Y = Production Year (Last Digit)\\ M = Production Month\\ (1-9, A, B, C \ or \ O, N, D)\\ P = Product Revision \end{array}$

TDFN



 $\begin{array}{l} \mathsf{EF} = \mathsf{DP7114VP2I}\text{-}10\text{-}\mathsf{GT3} \\ \mathsf{HF} = \mathsf{DP7114VP2I}\text{-}50\text{-}\mathsf{GT3} \\ \mathsf{GW} = \mathsf{DP7114VP2I}\text{-}00\text{-}\mathsf{GT3} \\ \mathsf{L} = \mathsf{Assembly Location} \\ \mathsf{XXX} = \mathsf{Last Three Digits of Assembly Lot Number} \\ \mathsf{Y} = \mathsf{Production Year (Last Digit)} \\ \mathsf{M} = \mathsf{Production Month (1-9, A, B, C \text{ or } O, N, D)} \end{array}$

Functional Diagram




Table 1. PIN DESCRIPTIONS

Name	Function	
INC	Increment Control	
U/D	Up/Down Control	
R _H	Potentiometer High Terminal	
GND	Ground	
R _W	Wiper Terminal	
RL	Potentiometer Low Terminal	
CS	Chip Select	
V _{CC}	Supply Voltage	

Pin Function

INC: Increment Control Input

The \overline{INC} input moves the wiper in the up or down direction determined by the condition of the U/ \overline{D} input.

U/D: Up/Down Control Input

The U/\overline{D} input controls the direction of the wiper movement. When in a high state and \overline{CS} is low, any high-to-low transition on \overline{INC} will cause the wiper to move one increment toward the R_H terminal. When in a low state and \overline{CS} is low, any high-to-low transition on \overline{INC} will cause the wiper to move one increment towards the R_L terminal.

R_H: High End Potentiometer Terminal

 R_H is the high end terminal of the potentiometer. It is not required that this terminal be connected to a potential greater than the R_L terminal. Voltage applied to the R_H terminal cannot exceed the supply voltage, V_{CC} or go below ground, GND.

$\mathbf{R}_{\mathbf{W}}$: Wiper Potentiometer Terminal

 R_W is the wiper terminal of the potentiometer. Its position on the resistor array is controlled by the control inputs, \overline{INC} , U/\overline{D} and \overline{CS} . Voltage applied to the R_W terminal cannot exceed the supply voltage, V_{CC} or go below ground, GND.

$\mathbf{R}_{\mathbf{L}}$: Low End Potentiometer Terminal

 R_L is the low end terminal of the potentiometer. It is not required that this terminal be connected to a potential less

than the R_H terminal. Voltage applied to the R_L terminal cannot exceed the supply voltage, V_{CC} or go below ground, GND. R_L and R_H are electrically interchangeable.

CS: Chip Select

The chip select input is used to activate the control input of the DP7114 and is active low. When in a high state, activity on the \overline{INC} and U/\overline{D} inputs will not affect or change the position of the wiper.

Device Operation

The DP7114 operates like a digital potentiometer with R_H and R_L equivalent to the high and low terminals and R_W equivalent to the mechanical potentiometer's wiper. There are 32 available tap positions including the resistor end points, R_H and R_L . There are 31 resistor elements connected in series between the R_H and R_L terminals. The wiper terminal is connected to one of the 32 taps and controlled by three inputs, \overline{INC} , U/\overline{D} and \overline{CS} . These inputs control a five-bit up/down counter whose output is decoded to select the wiper position. The selected wiper position can be stored in nonvolatile memory using the \overline{INC} and \overline{CS} inputs.

With $\overline{\text{CS}}$ set LOW the DP7114 is selected and will respond to the U/ $\overline{\text{D}}$ and $\overline{\text{INC}}$ inputs. HIGH to LOW transitions on $\overline{\text{INC}}$ will increment or decrement the wiper (depending on the state of the U/ $\overline{\text{D}}$ input and five-bit counter). The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. The value of the counter is stored in nonvolatile memory whenever $\overline{\text{CS}}$ transitions HIGH while the $\overline{\text{INC}}$ input is also HIGH. When the DP7114 is powered-down, the last stored wiper counter position is maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the counter is set to the value stored.

With INC set low, the DP7114 may be de-selected and powered down without storing the current wiper position in nonvolatile memory. This allows the system to always power up to a preset value stored in nonvolatile memory.

Table 2. OPERATION MODES

INC	CS	U/D	Operation
High to Low	Low	High	Wiper toward H
High to Low	Low	Low	Wiper toward L
High	Low to High	Х	Store Wiper Position
Low	Low to High	Х	No Store, Return to Standby
Х	High	Х	Standby




Figure 4. Potentiometer Equivalent Circuit

Table 3. ABSOLUTE MAXIMUM RATINGS

Parameters	Ratings	Units
Supply Voltage V _{CC} to GND	-0.5 to +7	V
Inputs CS to GND	–0.5 to V _{CC} +0.5	V
INC to GND	–0.5 to V _{CC} +0.5	V
U/D to GND	–0.5 to V _{CC} +0.5	V
R _H to GND	–0.5 to V _{CC} +0.5	V
R _L to GND	–0.5 to V _{CC} +0.5	V
R _W to GND	–0.5 to V _{CC} +0.5	V
Operating Ambient Temperature Industrial ('I' suffix)	-40 to +85	°C
Junction Temperature	+150	°C
Storage Temperature	-65 to 150	°C
Lead Soldering (10 s max)	+300	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 4. RELIABILITY CHARACTERISTICS

Symbol	Parameter	Test Method	Min	Тур	Мах	Units
V _{ZAP} (Note 1)	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000			V
I _{LTH} (Notes 1, 2)	Latch–Up	JEDEC Standard 17	100			mA
T _{DR}	Data Retention	MIL-STD-883, Test Method 1008	100			Years
N _{END}	Endurance	MIL-STD-883, Test Method 1003	1,000,000			Stores

This parameter is tested initially and after a design or process change that affects the parameter.
Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1 V to V_{CC} + 1 V.

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
POWER SUPPL	Y		·			
V _{CC}	Operating Voltage Range		2.5	-	6.0	V
I _{CC1}	Supply Current (Increment)	V _{CC} = 6 V, f = 1 MHz, I _W = 0	-	-	100	μA
		V _{CC} = 6 V, f = 250 kHz, I _W = 0	-	-	50	μΑ
I _{CC2}	Supply Current (Write)	Programming, $V_{CC} = 6 V$	-	-	1000	μΑ
		V _{CC} = 3 V	-	-	500	μΑ
I _{SB1} (Note 4)	Supply Current (Standby)	$\overline{CS} = V_{CC} - 0.3 V$ U/D, INC = V _{CC} - 0.3 V or GND	-	-	1	μΑ
LOGIC INPUTS		1	•			•
I _{IH}	Input Leakage Current	$V_{IN} = V_{CC}$	-	-	10	μΑ
Ι _{ΙL}	Input Leakage Current	V _{IN} = 0 V	-	-	-10	μΑ
V _{IH2}	CMOS High Level Input Voltage	$2.5 \text{ V} \le \text{V}_{\text{CC}} \le 6 \text{ V}$	V _{CC} x 0.7	-	V _{CC} + 0.3	V
V _{IL2}	CMOS Low Level Input Voltage		-0.3	-	V _{CC} x 0.2	V
POTENTIOMET	ER CHARACTERISTICS	•	•			
R _{POT}	Potentiometer Resistance	-10 Device		10		kΩ
		-50 Device		50]
		-00 Device		100		1
R _{TOL}	Pot. Resistance Tolerance				±20	%
V _{RH}	Voltage on R _H pin		0		V _{CC}	V
V _{RL}	Voltage on R _L pin		0		V _{CC}	V
RES	Resolution			3.2		%
INL	Integral Linearity Error				0.5	LSB
DNL	Differential Linearity Error				0.25	LSB
R _{WI}	Wiper Resistance	V _{CC} = 5 V, I _W = 1 mA		70	200	Ω
		V _{CC} = 2.5 V, I _W = 1 mA		150	400	Ω
IW	Wiper Current		-4.4		4.4	mA
TC _{RPOT}	TC of Pot Resistance			300		ppm/°C
TC _{RATIO}	Ratiometric TC				20	ppm/°C
V _N	Noise	100 kHz / 1 kHz		8/24		nV/√Hz
C _H /C _L /C _W	Potentiometer Capacitances			8/8/25		pF
fc	Frequency Response	Passive Attenuator, 10 k Ω		1.7		MHz

Table 5. DC ELECTRICAL CHARACTERISTICS (V_{CC} = +2.5 V to +6 V unless otherwise specified)

This parameter is tested initially and after a design or process change that affects the parameter.
Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1 V to V_{CC} + 1 V.
I_W = source or sink.
These parameters are periodically sampled and are not 100% tested.


Table 6. AC TEST CONDITIONS

V _{CC} Range	$2.5~V \leq V_{CC} \leq 6~V$
Input Pulse Levels	0.2 x V _{CC} to 0.7 x V _{CC}
Input Rise and Fall Times	10 ns
Input Reference Levels	0.5 x V _{CC}

Table 7. AC OPERATING CHARACTERISTICS (V_{CC} = +2.5 V to +6.0 V, V_H = V_{CC}, V_L = 0 V, unless otherwise specified)


Symbol	Parameter	Min	Typ (Note 7)	Мах	Units
t _{CI}	CS to INC Setup	100	-	-	ns
t _{DI}	U/D to INC Setup	50	-	-	ns
t _{ID}	U/D to INC Hold	100	-	-	ns
t _{IL}	INC LOW Period	250	-	-	ns
t _{IH}	INC HIGH Period	250	-	-	ns
t _{IC}	INC Inactive to CS Inactive	1	-	-	μs
t _{CPH}	CS Deselect Time (NO STORE)	100	-	-	ns
t _{CPH}	CS Deselect Time (STORE)	10	-	-	ms
t _{IW}	INC to V _{OUT} Change	-	1	5	μs
t _{CYC}	INC Cycle Time	1	-	-	μs
t _R , t _F (Note 8)	INC Input Rise and Fall Time	-	-	500	μs
t _{PU} (Note 8)	Power-up to Wiper Stable	-	-	1	ms
t _{WR}	Store Cycle	-	5	10	ms

7. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage. 8. This parameter is periodically sampled and not 100% tested.



9. MI in the A.C. Timing diagram refers to the minimum incremental change in the W output due to a change in the wiper position.


Applications Information






+5 V

Applications









+5 V












Figure 11. Programmable Bandpass Filter





Figure 12. Automatic Gain Control


PACKAGE DIMENSIONS

SOIC 8, 150 mils



TOP VIEW


SYMBOL	MIN	NOM	MAX
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
с	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°



SIDE VIEW

Notes:


(1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MS-012.






PACKAGE DIMENSIONS

TSSOP8, 4.4x3




SYMBOL	MIN	NOM	MAX	
А			1.20	
A1	0.05		0.15	
A2	0.80	0.90	1.05	
b	0.19		0.30	
с	0.09		0.20	
D	2.90	3.00	3.10	
E	6.30	6.40	6.50	
E1	4.30	4.40	4.50	
е		0.65 BSC		
L	1.00 REF			
L1	0.50	0.60	0.75	
θ	0°		8°	

TOP VIEW



SIDE VIEW




Notes:

All dimensions are in millimeters. Angles in degrees.
Complies with JEDEC MO-153.


PACKAGE DIMENSIONS

MSOP 8, 3x3




TOP VIEW

SYMBOL	MIN	NOM	MAX	
А			1.10	
A1	0.05	0.10	0.15	
A2	0.75	0.85	0.95	
b	0.22		0.38	
с	0.13		0.23	
D	2.90	3.00	3.10	
E	4.80	4.90	5.00	
E1	2.90	3.00	3.10	
е		0.65 BSC		
L	0.40	0.60	0.80	
L1	0.95 REF			
L2	0.25 BSC			
θ	0°		6°	



SIDE VIEW









(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-187.




PACKAGE DIMENSIONS

TDFN8, 2x3





<--- A --→



TOP VIEW


SIDE VIEW

BOTTOM VIEW

SYMBOL	MIN	NOM	MAX	
A	0.70	0.75	0.80	
A1	0.00	0.02	0.05	
A2	0.45	0.55	0.65	
A3		0.20 REF		
b	0.20	0.25	0.30	
D	1.90	2.00	2.10	
D2	1.30	1.40	1.50	
E	2.90	3.00	3.10	
E2	1.20	1.30	1.40	
е	0.50 TYP			
L	0.20	0.30	0.40	



All dimensions are in millimeters.
Complies with JEDEC MO-229.




FRONT VIEW

Table 8. ORDERING INFORMATION (Note 10)

Orderable Part Numbers	Reset Threshold Voltage	Package ¹ Pin	Lead Finish
DP7114VI-10-GT3	10		NiPdAu
DP7114VI-50-GT3	50	SOIC-8	
DP7114VI-00-GT3	100]	
DP7114VP2I-10-GT3	10		
DP7114VP2I-50-GT3	50	TDFN-8 2 x 3 mm	NiPdAu
DP7114VP2I-00-GT3	100		
DP7114YI-10-GT3	10		NiPdAu
DP7114YI-50-GT3	50	TSSOP-8	
DP7114YI-00-GT3	100]	
DP7114ZI-10-GT3	10		
DP7114ZI-50-GT3	50	MSOP-8	NiPdAu
DP7114ZI-00-GT3	100		

10. Contact factory for package availability.

Example of Ordering Information (Note 14)



11. All packages are RoHS-compliant (Lead-free, Halogen-free).

12. The standard lead finish is NiPdAu.

13. Contact factory for package availability.

14. The device used in the above example is a DP7114VI-10-GT3 (SOIC, Industrial Temperature, 10 kΩ, NiPdAu, Tape & Reel, 3,000/Reel).

NIDEC COPAL reserves the right to make changes without further notice to any products herein. NIDEC COPAL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does NIDEC COPAL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in NIDEC COPAL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts NIDEC COPAL does not convey any license under its patent rights nor the rights of others.

NIDEC COPAL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the NIDEC COPAL product could create a situation where personal injury or death may occur. Should Buyer purchase or use NIDEC COPAL products for any such unintended or unauthorized application, Buyer shall indemnify and hold NIDEC COPAL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that NIDEC COPAL was negligent regarding the design or manufacture of the part.