

Product Overview

The NSi814x devices are high reliability quad-channel digital isolators. The NSi814x device is safety certified by UL1577 support several insulation withstand voltages (3.75kVrms, 5kVrms), while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NSi814x is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 150kV/us. The NSi814x device provides digital channel direction configuration and the default output level configuration when the input power is lost. Wide supply voltage of the NSi814x device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use. AEC-Q100 (Grade 1) option is provided for 3.75kV parts.

Key Features

- Up to 5000V_{RMS} Insulation voltage
- Data rate: DC to 150Mbps
- Power supply voltage: 2.5V to 5.5V
- AEC-Q100 Grade 1 available for SOIC-8
- High CMTI: 150kV/us
- Chip level ESD: HBM: ±6kV
- High system level EMC performance: Enhanced system level ESD, EFT, Surge immunity
- Default output high level or low level option
- Isolation Barrier Life: >60 years
- Low power consumption: 1.5mA/ch (1 Mbps)
- Low propagation delay: <10ns
- Operation temperature: -40°C~125°C
- RoHS-compliant packages:

SOIC-16 narrow body

SOIC-16 wide body

Safety Regulatory Approvals (pending)

- UL recognition: up to 5000V_{RMS} for 1 minute per UL1577
- CQC certification per GB4943.1-2011
- CSA component notice 5A approval IEC60950-1 standard
- DIN VDE V 0884-10 (VDE V 0884-10): 2006-12

Applications

- Industrial automation system
- Isolated SPI, RS232, RS485
- General-purpose multichannel isolation
- Motor control

Functional Block Diagrams




Figure 1. NSi814x Block Diagram

Index

1.0 ABSOLUTE MAXIMUM RATINGS 3

2.0 SPECIFICATIONS 3

 2.1. ELECTRICAL CHARACTERISTICS..... 3

 2.2. TYPICAL PERFORMANCE CHARACTERISTICS 8

 2.3. PARAMETER MEASUREMENT INFORMATION 9

3.0 HIGH VOLTAGE FEATURE DESCRIPTION..... 10

 3.1. INSULATION AND SAFETY RELATED SPECIFICATIONS 10

 3.2. DIN VDE V 0884-10 (VDE V 0884-10) INSULATION CHARATERISTICS 10

 3.3. REGULATORY INFORMATION 12

4.0 FUNCTION DESCRIPTION 13

5.0 APPLICATION NOTE 13

 5.1. PCB LAYOUT..... 13

 5.2. HIGH SPEED PERFORMANCE..... 14

 5.3. TYPICAL SUPPLY CURRENT EQUATIONS 14

6.0 PACKAGE INFORMATION 15

7.0 ORDER INFORMATION 19

8.0 REVISION HISTORY 19

CONFIDENTIAL

NSi8140/NSi8141/NSi8142

1.0 ABSOLUTE MAXIMUM RATINGS

| Parameters | Symbol | Min | Typ | Max | Unit | Comments |
|---------------------------------|---------------------------|------|-----|---------|-------|----------|
| Power Supply Voltage | VDD1, VDD2 | -0.5 | | 6.5 | V | |
| Maximum Input Voltage | VINA, VINB, VINC, VIND | -0.4 | | VDD+0.4 | V | |
| Common-Mode Transients | CMTI | -150 | | 150 | kV/us | |
| Output current | I _o | -15 | | 15 | mA | |
| Maximum Surge Isolation Voltage | V _{IOSM} | | | 10 | kV | |
| Operating Temperature | T _{opr} | -40 | | 125 | °C | |
| Storage Temperature | T _{stg} | -40 | | 150 | °C | |
| Electrostatic discharge | HBM | | | ±6000 | V | |
| | CDM | | | ±2000 | V | |

2.0 SPECIFICATIONS

2.1 ELECTRICAL CHARACTERISTICS

(VDD1=2.5V~5.5V, VDD2=2.5V~5.5V, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25°C)

| Parameters | Symbol | Min | Typ | Max | Unit | Comments |
|--------------------------------|---------------------|---------|-----|-----|-------|----------------------------------|
| Power on Reset | VDD _{POR} | | 2.2 | | V | POR threshold as during power-up |
| | VDD _{HYS} | | 0.1 | | V | POR threshold Hysteresis |
| Input Threshold | V _{IT} | | 1.6 | | V | Input Threshold at rising edge |
| | V _{IT,HYS} | | 0.4 | | V | Input Threshold Hysteresis |
| High Level Input Voltage | V _{IH} | 2 | | | V | |
| Low Level Input Voltage | V _{IL} | | | 0.8 | V | |
| High Level Output Voltage | V _{OH} | VDD-0.2 | | | V | I _{OH} ≤ 4mA |
| Low Level Output Voltage | V _{OL} | | | 0.2 | V | I _{OL} ≤ 4mA |
| Output Impedance | R _{out} | | 50 | | ohm | |
| Start Up Time after POR | tr _{bs} | | 16 | | usec | |
| Common Mode Transient Immunity | CMTI | 100 | 150 | | kV/us | |

NSi8140/NSi8141/NSi8142

(VDD1=5V± 10%, VDD2=5V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25°C)

| Parameters | Symbol | Min | Typ | Max | Unit | Comments |
|----------------|-------------------------|-----|--------|-----|------|--|
| Supply current | NSi8140 | | | | | |
| | I _{DD1} (Q0) | | 0.894 | | mA | All Input 0V |
| | I _{DD2} (Q0) | | 2.326 | | mA | |
| | I _{DD1} (Q1) | | 5.316 | | mA | All Input at supply |
| | I _{DD2} (Q1) | | 2.432 | | mA | |
| | I _{DD1} (1M) | | 3.087 | | mA | All Input with 1Mbps, C _L =15pF |
| | I _{DD2} (1M) | | 2.728 | | mA | |
| | I _{DD1} (10M) | | 3.182 | | mA | All Input with 10Mbps, C _L =15pF |
| | I _{DD2} (10M) | | 5.834 | | mA | |
| | I _{DD1} (100M) | | 3.918 | | mA | All Input with 100Mbps, C _L =15pF |
| | I _{DD2} (100M) | | 37.06 | | mA | |
| | NSi8141 | | | | | |
| | I _{DD1} (Q0) | | 1.244 | | mA | All Input 0V |
| | I _{DD2} (Q0) | | 2.164 | | mA | |
| | I _{DD1} (Q1) | | 4.658 | | mA | All Input at supply |
| | I _{DD2} (Q1) | | 3.416 | | mA | |
| | I _{DD1} (1M) | | 3.07 | | mA | All Input with 1Mbps, C _L =15pF |
| | I _{DD2} (1M) | | 3.064 | | mA | |
| | I _{DD1} (10M) | | 3.82 | | mA | All Input with 10Mbps, C _L =15pF |
| | I _{DD2} (10M) | | 5.496 | | mA | |
| | I _{DD1} (100M) | | 10.708 | | mA | All Input with 100Mbps, C _L = 15pF |
| | I _{DD2} (100M) | | 29.336 | | mA | |
| | NSi8142 | | | | | |
| | I _{DD1} (Q0) | | 1.688 | | mA | All Input 0V |
| | I _{DD2} (Q0) | | 1.704 | | mA | |
| | I _{DD1} (Q1) | | 4.038 | | mA | All Input at supply |
| | I _{DD2} (Q1) | | 4.1 | | mA | |
| | I _{DD1} (1M) | | 3.06 | | mA | All Input with 1Mbps, C _L =15pF |
| | I _{DD2} (1M) | | 3.108 | | mA | |
| | I _{DD1} (10M) | | 4.578 | | mA | All Input with 10Mbps, |

NSi8140/NSi8141/NSi8142

| | | | | | | |
|-------------------------------|-------------------------|---|--------|-----|------|--|
| | I _{DD2} (10M) | | 4.694 | | mA | C _L =15pF |
| | I _{DD1} (100M) | | 19 | | mA | All Input with 100Mbps, C _L = 15pF |
| | I _{DD2} (100M) | | 20.868 | | mA | |
| Data Rate | DR | 0 | | 150 | Mbps | |
| Minimum Pulse Width | PW | | | 5.0 | ns | |
| Propagation Delay | t _{PLH} | | 9.0 | | ns | |
| | t _{PHL} | | 9.0 | | ns | |
| Pulse Width Distortion | PWD | | | 5.0 | ns | t _{PHL} - t _{PLH} |
| Rising Time | t _r | | | 5.0 | ns | C _L = 15pF |
| Falling Time | t _f | | | 5.0 | ns | C _L = 15pF |
| Peak Eye Diagram Jitter | t _{JIT} (PK) | | 350 | | ps | |
| Channel-to-Channel Delay Skew | t _{SK} (c2c) | | | 2.5 | ns | |
| Part-to-Part Delay Skew | t _{SK} (p2p) | | | 5.0 | ns | |
| Enable to Data Valid | ten1 | | 9.2 | | ns | |
| Enable to Data Tri-State | ten2 | | 14.4 | | ns | |

(VDD1=3.3V± 10%, VDD2=3.3V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 3.3V, VDD2 = 3.3V, Ta = 25°C)

| Parameters | Symbol | Min | Typ | Max | Unit | Comments |
|-----------------------|-------------------------|-------|-------|-----|--------------|---|
| Supply current | NSi8140 | | | | | |
| | I _{DD1} (Q0) | | 0.832 | | mA | All Input 0V |
| | I _{DD2} (Q0) | | 2.214 | | mA | |
| | I _{DD1} (Q1) | | 5.23 | | mA | All Input at supply |
| | I _{DD2} (Q1) | | 2.32 | | mA | |
| | I _{DD1} (1M) | | 3.01 | | mA | All Input with 1Mbps, C _L =15pF |
| | I _{DD2} (1M) | | 2.486 | | mA | |
| | I _{DD1} (10M) | | 3.106 | | mA | All Input with 10Mbps, C _L =15pF |
| | I _{DD2} (10M) | | 4.476 | | mA | |
| | I _{DD1} (100M) | | 3.826 | | mA | All Input with 100Mbps, C _L =15pF |
| | I _{DD2} (100M) | | 25.5 | | mA | |
| | NSi8141 | | | | | |
| I _{DD1} (Q0) | | 1.165 | | mA | All Input 0V | |
| I _{DD2} (Q0) | | 2.062 | | mA | | |

NSi8140/NSi8141/NSi8142

| | | | | | | |
|-------------------------------|-------------------------|---|--------|-----|------|--|
| | I _{DD1} (Q1) | | 4.566 | | mA | All Input at supply |
| | I _{DD2} (Q1) | | 3.306 | | mA | |
| | I _{DD1} (1M) | | 2.954 | | mA | All Input with 1Mbps, C _L =15pF |
| | I _{DD2} (1M) | | 2.862 | | mA | |
| | I _{DD1} (10M) | | 3.452 | | mA | All Input with 10Mbps, C _L =15pF |
| | I _{DD2} (10M) | | 4.368 | | mA | |
| | I _{DD1} (100M) | | 8.084 | | mA | All Input with 100Mbps, C _L = 15pF |
| | I _{DD2} (100M) | | 19.96 | | mA | |
| NSi8142 | | | | | | |
| | I _{DD1} (Q0) | | 1.598 | | mA | All Input 0V |
| | I _{DD2} (Q0) | | 1.618 | | mA | |
| | I _{DD1} (Q1) | | 3.942 | | mA | All Input at supply |
| | I _{DD2} (Q1) | | 4.004 | | mA | |
| | I _{DD1} (1M) | | 2.901 | | mA | All Input with 1Mbps, C _L =15pF |
| | I _{DD2} (1M) | | 2.9452 | | mA | |
| | I _{DD1} (10M) | | 3.898 | | mA | All Input with 10Mbps, C _L =15pF |
| | I _{DD2} (10M) | | 3.976 | | mA | |
| | I _{DD1} (100M) | | 12.9 | | mA | All Input with 100Mbps, C _L = 15pF |
| | I _{DD2} (100M) | | 14.868 | | mA | |
| Data Rate | DR | 0 | | 150 | Mbps | |
| Minimum Pulse Width | PW | | | 5.0 | ns | |
| Propagation Delay | t _{PLH} | | 9.0 | | ns | |
| | t _{PHL} | | 9.0 | | ns | |
| Pulse Width Distortion | PWD | | | 5.0 | ns | t _{PHL} - t _{PLH} |
| Rising Time | t _r | | | 5.0 | ns | C _L = 15pF |
| Falling Time | t _f | | | 5.0 | ns | C _L = 15pF |
| Peak Eye Diagram Jitter | t _{JIT} (PK) | | 350 | | ps | |
| Channel-to-Channel Delay Skew | t _{SK} (c2c) | | | 2.5 | ns | |
| Part-to-Part Delay Skew | t _{SK} (p2p) | | | 5.0 | ns | |
| Enable to Data Valid | ten1 | | 9.2 | | ns | |
| Enable to Data Tri-State | ten2 | | 14.4 | | ns | |

NSi8140/NSi8141/NSi8142

(VDD1=2.5V± 10%, VDD2=2.5V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 2.5V, VDD2 = 2.5V, Ta = 25°C)

| Parameters | Symbol | Min | Typ | Max | Unit | Comments |
|------------------------|-------------------------|-------|--------|-----|------|--|
| Supply current | NSi8140 | | | | | |
| | I _{DD1} (Q0) | | 0.802 | | mA | All Input 0V |
| | I _{DD2} (Q0) | | 2.161 | | mA | |
| | I _{DD1} (Q1) | | 5.17 | | mA | All Input at supply |
| | I _{DD2} (Q1) | | 2.282 | | mA | |
| | I _{DD1} (1M) | | 2.968 | | mA | All Input with 1Mbps, C _L =15pF |
| | I _{DD2} (1M) | | 2.384 | | mA | |
| | I _{DD1} (10M) | | 3.056 | | mA | All Input with 10Mbps, C _L =15pF |
| | I _{DD2} (10M) | | 3.862 | | mA | |
| | I _{DD1} (100M) | | 3.772 | | mA | All Input with 100Mbps, C _L =15pF |
| | I _{DD2} (100M) | | 19.54 | | mA | |
| | NSi8141 | | | | | |
| | I _{DD1} (Q0) | | 1.128 | | mA | All Input 0V |
| | I _{DD2} (Q0) | | 2.012 | | mA | |
| | I _{DD1} (Q1) | | 4.51 | | mA | All Input at supply |
| | I _{DD2} (Q1) | | 3.248 | | mA | |
| | I _{DD1} (1M) | | 2.894 | | mA | All Input with 1Mbps, C _L =15pF |
| | I _{DD2} (1M) | | 2.766 | | mA | |
| | I _{DD1} (10M) | | 3.272 | | mA | All Input with 10Mbps, C _L =15pF |
| | I _{DD2} (10M) | | 3.892 | | mA | |
| | I _{DD1} (100M) | | 6.95 | | mA | All Input with 100Mbps, C _L = 15pF |
| | I _{DD2} (100M) | | 15.706 | | mA | |
| | NSi8142 | | | | | |
| | I _{DD1} (Q0) | | 1.556 | | mA | All Input 0V |
| | I _{DD2} (Q0) | | 1.574 | | mA | |
| | I _{DD1} (Q1) | | 3.884 | | mA | All Input at supply |
| | I _{DD2} (Q1) | | 3.942 | | mA | |
| | I _{DD1} (1M) | | 2.824 | | mA | All Input with 1Mbps, C _L =15pF |
| | I _{DD2} (1M) | | 2.866 | | mA | |
| | I _{DD1} (10M) | | 3.574 | | mA | All Input with 10Mbps, C _L =15pF |
| I _{DD2} (10M) | | 3.642 | | mA | | |

NSi8140/NSi8141/NSi8142

| | | | | | | |
|-------------------------------|-----------------|---|--------|-----|------|---|
| | $I_{DD1}(100M)$ | | 10.678 | | mA | All Input with 100Mbps, $C_L = 15pF$ |
| | $I_{DD2}(100M)$ | | 11.618 | | mA | |
| Data Rate | DR | 0 | | 150 | Mbps | |
| Minimum Pulse Width | PW | | | 5.0 | ns | |
| Propagation Delay | t_{PLH} | | 9.0 | | ns | |
| | t_{PHL} | | 9.0 | | ns | |
| Pulse Width Distortion | PWD | | | 5.0 | ns | $ t_{PHL} - t_{PLH} $ |
| Rising Time | t_r | | | 5.0 | ns | $C_L = 15pF$ |
| Falling Time | t_f | | | 5.0 | ns | $C_L = 15pF$ |
| Peak Eye Diagram Jitter | $t_{JIT}(PK)$ | | 350 | | ps | |
| Channel-to-Channel Delay Skew | $t_{SK}(c2c)$ | | | 2.5 | ns | |
| Part-to-Part Delay Skew | $t_{SK}(p2p)$ | | | 5.0 | ns | |
| Enable to Data Valid | ten1 | | 9.2 | | ns | |
| Enable to Data Tri-State | ten2 | | 14.4 | | ns | |

2.2. TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2.1 NSi8140 VDD1 Supply Current vs Data Rate






Figure 2.2 NSi8140 VDD2 Supply Current vs Data Rate



NSi8140/NSi8141/NSi8142

Figure 2.3 NSi8141 VDD1 Supply Current vs Data Rate




Figure 2.4 NSi8141 VDD2 Supply Current vs Data Rate




Figure 2.5 NSi8142 VDD1 Supply Current vs Data Rate




Figure 2.6 NSi8142 VDD2 Supply Current vs Data Rate

Figure 2.7 Propagation Delay vs Temperature

2.3. PARAMETER MEASUREMENT INFORMATION





Figure 2.8 Switching Characteristic Test Circuit and Voltage Waveforms



NSi8140/NSi8141/NSi8142

Figure 2.9 Common-Mode Transient Immunity Test Circuit

3.0 HIGH VOLTAGE FEATURE DESCRIPTION

3.1. INSULATION AND SAFETY RELATED SPECIFICATIONS

| Parameters | Symbol | Value | | Unit | Comments |
|---|--------|------------|------------|------|---|
| | | NB-SOIC-16 | WB-SOIC-16 | | |
| Minimum External Air Gap (Clearance) | L(I01) | 4.0 | 7.8 | mm | Shortest terminal-to-terminal distance through air |
| Minimum External Tracking (Creepage) | L(I02) | 4.0 | 7.8 | mm | Shortest terminal-to-terminal distance across the package surface |
| Minimum internal gap | DTI | 20 | | um | Distance through insulation |
| Tracking Resistance(Comparative Tracking Index) | CTI | >600 | | V | DIN EN 60112 (VDE 0303-11); IEC 60112 |
| Material Group | | I | | | |

3.2. DIN VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

| Description | Test Condition | Symbol | Value | | Unit |
|--|--|-------------|------------|------------|-------|
| | | | NB-SOIC-16 | WB-SOIC-16 | |
| Installation Classification per DIN VDE 0110 | | | | | |
| For Rated Mains Voltage ≤ 150 Vrms | | | I to IV | I to IV | |
| For Rated Mains Voltage ≤ 300 Vrms | | | I to III | I to IV | |
| For Rated Mains Voltage ≤ 400 Vrms | | | I to III | I to IV | |
| Climatic Classification | | | 10/105/21 | 10/105/21 | |
| Pollution Degree per DIN VDE 0110, Table 1 | | | 2 | 2 | |
| Maximum repetitive isolation voltage | | VIORM | 565 | 849 | Vpeak |
| Input to Output Test Voltage, Method B1 | $V_{IORM} \times 1.875 = V_{pd(m)}$, 100% production test, $t_{mi} = t_m = 1$ sec, partial discharge < 5 pC | $V_{pd(m)}$ | 1059 | 1592 | Vpeak |
| Input to Output Test Voltage, Method A | | | | | |

NSi8140/NSi8141/NSi8142

| | | | | | |
|---|--|-------------|----------|----------|----------|
| After Environmental Tests Subgroup 1 | $V_{IORM} \times 1.5 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC | $V_{pd(m)}$ | 848 | 1274 | Vpeak |
| After Input and /or Safety Test Subgroup 2 and Subgroup 3 | $V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC | $V_{pd(m)}$ | 678 | 1019 | Vpeak |
| Maximum transient isolation voltage | $t = 60$ sec | VIOTM | 5300 | 7000 | Vpeak |
| Maximum Surge Isolation Voltage | Test method per IEC60065,1.2/50us waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ | VIOSM | 6000 | 10000 | Vpeak |
| Isolation resistance | $V_{IO} = 500V$ | RIO | $> 10^9$ | $> 10^9$ | Ω |
| Isolation capacitance | $f = 1MHz$ | CIO | 0.6 | 0.6 | pF |
| Input capacitance | | CI | 2 | 2 | pF |
| Total Power Dissipation at 25°C | | Ps | | 1499 | W |
| Safety input, output, or supply current | $\theta_{JA} = 140$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C | Is | 160 | | mA |
| | $\theta_{JA} = 84$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C | | | 237 | mA |
| Case Temperature | | Ts | 150 | 150 | °C |




Figure 3.1 NSi8140N/NSi8141N/NSi8142N Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN V VDE V 0884-10

NSi8140/NSi8141/NSi8142




Figure 3.2 NSi8140W/NSi8141W/NSi8142W Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN V VDE V 0884-10

3.3. REGULATORY INFORMATION

The NSi8140N/NSi8141N/NSi8142N are approved or pending approval by the organizations listed in table.

| UL | CSA | VDE | CQC |
|--|---|--|---|
| UL 1577 Component Recognition Program ¹ | Approved under CSA Component Acceptance Notice 5A IEC60950-1 | DIN V VDE V0884-10 (VDE V 0884-10):2006-12 ² | Certified by CQC11-471543-2012 GB4943.1-2011 |
| Single Protection, 3750Vrms Isolation voltage | 400V _{RMS} basic insulation working voltage | Basic Insulation 565V _{peak} , V _{IOSM} =10000V _{peak} | Basic insulation at 400V _{RMS} (565V _{peak}) |
| File (pending) | File (pending) | File (pending) | File (pending) |

¹ In accordance with UL 1577, each NSi8140N/NSi8141N/NSi8142N is proof tested by applying an insulation test voltage ≥ 4500 V rms for 1 sec.

² In accordance with DIN V VDE V 0884-10, each NSi8140N/NSi8141N/NSi8142N is proof tested by applying an insulation test voltage ≥ 1059 V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

The NSi8140W/NSi8141W/NSi8142W are approved or pending approval by the organizations listed in table.

| UL | CSA | VDE | CQC |
|---|---|--|--|
| UL 1577 Component Recognition Program | Approved under CSA Component Acceptance Notice 5A IEC60950-1 | DIN V VDE V0884-10 (VDE V 0884-10):2006-12 | Certified by CQC11-471543-2012 GB4943.1-2011 |
| Double Protection, 5000Vrms Isolation voltage | 780V _{RMS} basic insulation working voltage 390V _{RMS} Reinforced insulation working voltage | Basic Insulation 849V _{peak} , V _{IOSM} =10000V _{peak} Reinforced Insulation 849V _{peak} , V _{IOSM} =6000V _{peak} | Basic insulation at 780V _{RMS} (1103V _{peak}) Reinforced insulation at 390V _{RMS} (552V _{peak}) |
| File (pending) | File (pending) | File (pending) | File (pending) |

¹ In accordance with UL 1577, each NSi8140W/NSi8141W/NSi8142W is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 sec.

² In accordance with DIN V VDE V 0884-10, each NSi8140W/NSi8141W/NSi8142W is proof tested by applying an insulation test voltage ≥ 1592 V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

4.0 FUNCTION DESCRIPTION

The NSi814x is a Quad-channel digital isolator based on a capacitive isolation barrier technique. The digital signal is modulated with RF carrier generated by the internal oscillator at the Transmitter side. Then it is transferred through the capacitive isolation barrier and demodulated at the Receiver side.

The NSi814x devices are high reliability quad-channel digital isolator with AEC-Q100 qualified. The NSi814x device is safety certified by UL1577 support several insulation withstand voltages (3.75kVrms, 5kVrms), while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NSi814x is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 150kV/us. The NSi814x device provides digital channel direction configuration and the default output level configuration when the input power is lost. Wide supply voltage of the NSi814x device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.

The NSi814x has a default output status when VDDIN is unready and VDDOUT is ready as shown in Table 4.1, which helps for diagnosis when power is missing at the transmitter side. The output B follows the same status with the input A within 1us after powering up.

Table 4.1 Output status vs. power status

| Input | EN _x | VDD1 status | VDD2 status | Output | Comment |
|-------|-----------------|-------------|-------------|--------|--|
| H | H or NC | Ready | Ready | H | Normal operation. |
| L | H or NC | Ready | Ready | L | |
| X | L | Ready | Ready | Z | Output Disabled, the output is high impedance |
| X | H or NC | Unready | Ready | L H | The output follows the same status with the input within 1us after input side VDD1 is powered on. |
| X | L | Unready | Ready | Z | Output Disabled, the output is high impedance |
| X | X | Ready | Unready | X | The output follows the same status with the input within 1us after output side VDD2 is powered on. |

5.0 APPLICATION NOTE

5.1. PCB LAYOUT

The NSi814x requires a 0.1 μF bypass capacitor between VDD1 and GND1, VDD2 and GND2. The capacitor should be placed as close as possible to the package. Figure 5.1 to Figure 5.2 show the recommended PCB layout, make sure the space under the chip should keep free from planes, traces, pads and via. To enhance the robustness of a design, the user may also include resistors (50–300 Ω) in series with the inputs and outputs if the system is excessively noisy. The series resistors also improve the system reliability such as latch-up immunity.

The typical output impedance of an isolator driver channel is approximately 50 Ω, ±40%. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

NSi8140/NSi8141/NSi8142




Figure 5.1 Recommended PCB Layout — Top Layer



Figure 5.2 Recommended PCB Layout — Bottom Layer

5.2. HIGH SPEED PERFORMANCE

Figure 5.5 shows the eye diagram of NSi814x at 200Mbps data rate output. The result shows a typical measurement on the NSi814x with 350ps p-p jitter.




Figure 5.3 NSi814x Eye Diagram

5.3. TYPICAL SUPPLY CURRENT EQUATIONS

The typical supply current of NSi814x can be calculated using below equations. I_{DD1} and I_{DD2} are typical supply currents measured in mA, f is data rate measured in Mbps, C_L is the capacitive load measured in pF

NSi8140:

$$I_{DD1} = 0.19 * a1 + 1.45 * b1 + 0.82 * c1.$$

$$I_{DD2} = 1.36 + VDD1 * f * C_L * c1 * 10^{-9}$$

When $a1$ is the channel number of low input at side 1, $b1$ is the channel number of high input at side 1, $c1$ is the channel number of switch signal input at side 1.

NSi8141:

$$I_{DD1} = 0.87 + 1.26 * b1 + 0.63 * c1 + VDD1 * f * C_L * c2 * 10^{-9}$$

$$I_{DD2} = 0.87 + 1.26 * b2 + 0.63 * c2 + VDD1 * f * C_L * c1 * 10^{-9}$$

When $b1$ is the channel number of high input at side 1, $c1$ is the channel number of switch signal input at side 1, $b2$ is the channel number of high input at side 2, $c2$ is the channel number of switch signal input at side 2.

NSi8142:

NSi8140/NSi8141/NSi8142

$$I_{DD1} = 0.87 + 1.26*b1 + 0.63*c1 + VDD1*f* C_L *c2*10^{-9}$$

$$I_{DD2} = 0.87 + 1.26*b2 + 0.63*c2 + VDD1*f* C_L *c1*10^{-9}$$

When b1 is the channel number of high input at side 1, c1 is the channel number of switch signal input at side 1, b2 is the channel number of high input at side 2, c2 is the channel number of switch signal input at side 2.

6.0 PACKAGE INFORMATION




Figure 6.1 NSi8140N Package

Figure 6.2 NSi8141N Package




Figure 6.3 NSi8142N Package

NSi8140/NSi8141/NSi8142




Figure 6.4 NB SOIC16 Package Shape and Dimension in millimeters (inches)

Table 6.1 NSi8140N/ NSi8141N/ NSi8142N Pin Configuration and Description

| <i>NSi8140N</i> <i>PIN NO.</i> | <i>NSi8141N</i> <i>PIN NO.</i> | <i>NSi8142N</i> <i>PIN NO.</i> | <i>SYMBOL</i> | <i>FUNCTION</i> |
|-----------------------------------|-----------------------------------|-----------------------------------|---------------------|--|
| 1 | 1 | 1 | VDD ₁ | Power Supply for Isolator Side 1 |
| 2 | 2 | 2 | GND ₁ | Ground 1, the ground reference for Isolator Side 1 |
| 3 | 3 | 3 | INA | Logic Input A |
| 4 | 4 | 4 | INB | Logic Input B |
| 5 | 5 | 12 | INC | Logic Input C |
| 6 | 11 | 11 | IND | Logic Input D |
| 7 | 7 | 7 | NC/ EN ₁ | No Connection. or Output Enable 1. Active high logic input. When EN ₁ is high or NC, the output of Side 1 are enabled. When EN ₁ is low, the output of Side 1 are disabled to high impedance state. |
| 8 | 8 | 8 | GND ₁ | Ground 1, the ground reference for Isolator Side 1 |
| 9 | 9 | 9 | GND ₂ | Ground 2, the ground reference for Isolator Side 2 |
| 10 | 10 | 10 | EN ₂ | Output Enable 2. Active high logic input. When EN ₂ is high or NC, the output of Side 2 are enabled. When EN ₂ is low, the output of Side 2 are disabled to high impedance state. |
| 11 | 6 | 6 | OUTD | Logic Output D |
| 12 | 12 | 5 | OUTC | Logic Output C |
| 13 | 13 | 13 | OUTB | Logic Output B |
| 14 | 14 | 14 | OUTA | Logic Output A |

NSi8140/NSi8141/NSi8142

| | | | | |
|----|----|----|------|--|
| 15 | 15 | 15 | GND2 | Ground 2, the ground reference for Isolator Side 2 |
| 16 | 16 | 16 | VDD2 | Power Supply for Isolator Side 2 |




Figure 6.5 NSi8140W Package




Figure 6.6 NSi8141W Package




Figure 6.7 NSi8142W Package

NSi8140/NSi8141/NSi8142




Figure 6.8 WB SOIC16 Package Shape and Dimension in millimeters and (inches)

Table 6.2 NSi8140W/ NSi8141W/ NSi8142W Pin Configuration and Description

| <i>NSi8140W</i> PIN NO. | <i>NSi8141W</i> PIN NO. | <i>NSi8142W</i> PIN NO. | <i>SYMBOL</i> | <i>FUNCTION</i> |
|----------------------------|----------------------------|----------------------------|---------------------|--|
| 1 | 1 | 1 | VDD ₁ | Power Supply for Isolator Side 1 |
| 2 | 2 | 2 | GND ₁ | Ground 1, the ground reference for Isolator Side 1 |
| 3 | 3 | 3 | INA | Logic Input A |
| 4 | 4 | 4 | INB | Logic Input B |
| 5 | 5 | 12 | INC | Logic Input C |
| 6 | 11 | 11 | IND | Logic Input D |
| 7 | 7 | 7 | NC/ EN ₁ | No Connection. or Output Enable 1. Active high logic input. When EN ₁ is high or NC, the output of Side 1 are enabled. When EN ₁ is low, the output of Side 1 are disabled to high impedance state. |
| 8 | 8 | 8 | GND ₁ | Ground 1, the ground reference for Isolator Side 1 |
| 9 | 9 | 9 | GND ₂ | Ground 2, the ground reference for Isolator Side 2 |
| 10 | 10 | 10 | EN ₂ | Output Enable 2. Active high logic input. When EN ₂ is high or NC, the output of Side 2 are enabled. When EN ₂ is low, the output of Side 2 are disabled to high impedance state. |
| 11 | 6 | 6 | OUTD | Logic Output D |
| 12 | 12 | 5 | OUTC | Logic Output C |
| 13 | 13 | 13 | OUTB | Logic Output B |
| 14 | 14 | 14 | OUTA | Logic Output A |
| 15 | 15 | 15 | GND ₂ | Ground 2, the ground reference for Isolator Side 2 |


NSi8140/NSi8141/NSi8142

| | | | | |
|----|----|----|------|----------------------------------|
| 16 | 16 | 16 | VDD2 | Power Supply for Isolator Side 2 |
|----|----|----|------|----------------------------------|

7.0 ORDER INFORMATION

| Part No. | Isolation Rating(kV) | Number of side 1 inputs | Number of side 2 inputs | Max Data Rate (Mbps) | Default Output State | Temperature | Automotive | Package |
|------------|----------------------|-------------------------|-------------------------|----------------------|----------------------|--------------|------------|-----------|
| NSi8140N0 | 3.75 | 4 | 0 | 150 | Low | -40 to 125°C | NO | NB SOIC16 |
| NSi8140N1 | 3.75 | 4 | 0 | 150 | High | -40 to 125°C | NO | NB SOIC16 |
| NSi8141N0 | 3.75 | 3 | 1 | 150 | Low | -40 to 125°C | NO | NB SOIC16 |
| NSi8141N1 | 3.75 | 3 | 1 | 150 | High | -40 to 125°C | NO | NB SOIC16 |
| NSi8142N0 | 3.75 | 2 | 2 | 150 | Low | -40 to 125°C | NO | NB SOIC16 |
| NSi8142N1 | 3.75 | 2 | 2 | 150 | High | -40 to 125°C | NO | NB SOIC16 |
| NSi8140W0 | 5 | 4 | 0 | 150 | Low | -40 to 125°C | NO | WB SOIC16 |
| NSi8140W1 | 5 | 4 | 0 | 150 | High | -40 to 125°C | NO | WB SOIC16 |
| NSi8141W0 | 5 | 3 | 1 | 150 | Low | -40 to 125°C | NO | WB SOIC16 |
| NSi8141W1 | 5 | 3 | 1 | 150 | High | -40 to 125°C | NO | WB SOIC16 |
| NSi8142W0 | 5 | 2 | 2 | 150 | Low | -40 to 125°C | NO | WB SOIC16 |
| NSi8142W1 | 5 | 2 | 2 | 150 | High | -40 to 125°C | NO | WB SOIC16 |
| NSi8140N0Q | 3.75 | 4 | 0 | 150 | Low | -40 to 125°C | YES | NB SOIC16 |
| NSi8140N1Q | 3.75 | 4 | 0 | 150 | High | -40 to 125°C | YES | NB SOIC16 |
| NSi8141N0Q | 3.75 | 3 | 1 | 150 | Low | -40 to 125°C | YES | NB SOIC16 |
| NSi8141N1Q | 3.75 | 3 | 1 | 150 | High | -40 to 125°C | YES | NB SOIC16 |
| NSi8142N0Q | 3.75 | 2 | 2 | 150 | Low | -40 to 125°C | YES | NB SOIC16 |
| NSi8142N1Q | 3.75 | 2 | 2 | 150 | High | -40 to 125°C | YES | NB SOIC16 |

Part Number Rule:



8.0 REVISION HISTORY

| Revision | Description | Date |
|----------|-------------|------------|
| 1.0 | | 2017/11/15 |